OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_6_beta/] [sw/] [verif/] - Rev 292

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5624d 05h /t48/tags/rel_0_6_beta/sw/verif/
258 This commit was manufactured by cvs2svn to create tag 'rel_0_6_beta'. 6594d 13h /t48/tags/rel_0_6_beta/sw/verif/
185 initial check-in arniml 6903d 17h /t48/tags/rel_0_6_beta/sw/verif/
184 initial check-in arniml 6903d 18h /t48/tags/rel_0_6_beta/sw/verif/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"		 arniml 6994d 19h /t48/tags/rel_0_6_beta/sw/verif/
141 disable external memory to avoid conflicts with outl a, bus arniml 7220d 19h /t48/tags/rel_0_6_beta/sw/verif/
131 update arniml 7264d 14h /t48/tags/rel_0_6_beta/sw/verif/
130 initial check-in arniml 7264d 14h /t48/tags/rel_0_6_beta/sw/verif/
125 exclude from dump compare arniml 7334d 02h /t48/tags/rel_0_6_beta/sw/verif/
122 test MB after return from interrupt arniml 7335d 00h /t48/tags/rel_0_6_beta/sw/verif/
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7337d 17h /t48/tags/rel_0_6_beta/sw/verif/
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7378d 03h /t48/tags/rel_0_6_beta/sw/verif/
102 update for changes in address space of external memory arniml 7382d 00h /t48/tags/rel_0_6_beta/sw/verif/
99 initial check-in arniml 7382d 00h /t48/tags/rel_0_6_beta/sw/verif/
97 initial check-in arniml 7382d 01h /t48/tags/rel_0_6_beta/sw/verif/
95 check counter inactivity arniml 7382d 22h /t48/tags/rel_0_6_beta/sw/verif/
94 initial check-in arniml 7382d 22h /t48/tags/rel_0_6_beta/sw/verif/
90 intial check-in arniml 7382d 23h /t48/tags/rel_0_6_beta/sw/verif/
89 initial check-in arniml 7396d 19h /t48/tags/rel_0_6_beta/sw/verif/
87 abort gracfullt if memory bank switching does not work arniml 7397d 21h /t48/tags/rel_0_6_beta/sw/verif/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.