URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 131

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
131	update	arniml	7274d 01h	/t48/tags/rel_1_0/
130	initial check-in	arniml	7274d 01h	/t48/tags/rel_1_0/
129	cleanup copyright notice	arniml	7336d 09h	/t48/tags/rel_1_0/
128	counter_q is not cleared during reset this would match all different descriptions of the Counter as a) if the software assumes that the Counter is modified during reset, it will initialize the Counter anyhow b) the special case 'Counter not modified during reset' is covered	arniml	7343d 12h	/t48/tags/rel_1_0/
127	+ log status of A11 properly during interrupt routines + trigger counter on negative edge of T1 instead of positive edge	arniml	7343d 13h	/t48/tags/rel_1_0/
126	+ specify hex file for external ROM on i8039 command line + support for no_dump_compare file in test cell	arniml	7343d 13h	/t48/tags/rel_1_0/
125	exclude from dump compare	arniml	7343d 13h	/t48/tags/rel_1_0/
124	fix wrong handling of MB after return from interrupt	arniml	7344d 11h	/t48/tags/rel_1_0/
123	support hex file for external ROM	arniml	7344d 11h	/t48/tags/rel_1_0/
122	test MB after return from interrupt	arniml	7344d 11h	/t48/tags/rel_1_0/
121	update bug description for Program Memory bank can be switched during interrupt	arniml	7347d 04h	/t48/tags/rel_1_0/
120	Fix bug report: "Program Memory bank can be switched during interrupt" int module emits int_in_progress signal that is used inside the decoder to hold mb low for JMP and CALL during interrupts	arniml	7347d 04h	/t48/tags/rel_1_0/
119	add int_in_progress_o to entity of int module	arniml	7347d 04h	/t48/tags/rel_1_0/
118	test MB/interrupt behaviour according to bug report "Program Memory bank can be switched during interrupt"	arniml	7347d 04h	/t48/tags/rel_1_0/
117	add bug Program Memory bank can be switched during interrupt	arniml	7348d 05h	/t48/tags/rel_1_0/
116	adapt to GHDL 0.12 / gcc 3.4.0	arniml	7376d 05h	/t48/tags/rel_1_0/
115	extend description	arniml	7377d 09h	/t48/tags/rel_1_0/
114	initial check-in	arniml	7381d 05h	/t48/tags/rel_1_0/
113	generate two ROM files based on address: + 0 - 2047 : 2k internal ROM + 2048 - 4095 : 2k external ROM	arniml	7387d 14h	/t48/tags/rel_1_0/
112	update tb_behav_c0 for new ROM layout	arniml	7387d 14h	/t48/tags/rel_1_0/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] - Rev 131

Filtering Options