OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [bench/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 comment added about lower 1k of external ROM arniml 6654d 22h /t48/tags/rel_1_0/bench/
234 cleanup & enhance external access arniml 6656d 22h /t48/tags/rel_1_0/bench/
233 added external ROM arniml 6656d 22h /t48/tags/rel_1_0/bench/
228 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom/t3x_rom arniml 6657d 21h /t48/tags/rel_1_0/bench/
224 initial check-in arniml 6657d 21h /t48/tags/rel_1_0/bench/
220 new input xtal_en_i arniml 6658d 22h /t48/tags/rel_1_0/bench/
202 fix address assignment arniml 6889d 01h /t48/tags/rel_1_0/bench/
201 split low impedance markers for P2 arniml 6889d 01h /t48/tags/rel_1_0/bench/
200 add check for
tCP: Port Control Setup to PROG'
arniml 6889d 01h /t48/tags/rel_1_0/bench/
183 fix missing assignment to outclock arniml 6944d 05h /t48/tags/rel_1_0/bench/
160 add others to case statement arniml 7222d 02h /t48/tags/rel_1_0/bench/
140 remove tAW sanity check
conflicts with OUTL A, BUS
arniml 7261d 03h /t48/tags/rel_1_0/bench/
133 add checks for PSEN arniml 7304d 22h /t48/tags/rel_1_0/bench/
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly
arniml 7418d 11h /t48/tags/rel_1_0/bench/
110 exchange syn_rom for lpm_rom arniml 7418d 11h /t48/tags/rel_1_0/bench/
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data
arniml 7422d 08h /t48/tags/rel_1_0/bench/
83 connect if_timing to P2 output of T48 arniml 7444d 02h /t48/tags/rel_1_0/bench/
82 check expander timings arniml 7444d 02h /t48/tags/rel_1_0/bench/
81 initial check-in arniml 7444d 06h /t48/tags/rel_1_0/bench/
80 added if_timing arniml 7444d 06h /t48/tags/rel_1_0/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.