OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] - Rev 222

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
222 add note about clock enable for data memory RAM macro arniml 6596d 22h /t48/tags/rel_1_0/rtl/
221 new input xtal_en_i arniml 6596d 22h /t48/tags/rel_1_0/rtl/
220 new input xtal_en_i arniml 6596d 22h /t48/tags/rel_1_0/rtl/
219 new input xtal_en_i gates xtal_i base clock arniml 6596d 22h /t48/tags/rel_1_0/rtl/
216 assign clk_i to outclock arniml 6814d 02h /t48/tags/rel_1_0/rtl/
215 suppress p2_output_pch_o when MOVX operation is accessing the
external memory
arniml 6814d 02h /t48/tags/rel_1_0/rtl/
214 fix sensitivity list arniml 6821d 04h /t48/tags/rel_1_0/rtl/
213 properly drive P1 and P2 with low impedance markers arniml 6825d 23h /t48/tags/rel_1_0/rtl/
211 wire signals for P2 low impedance marker issue arniml 6827d 01h /t48/tags/rel_1_0/rtl/
210 entity changes for P2 low impedance marker issue arniml 6827d 01h /t48/tags/rel_1_0/rtl/
209 entity changes for P2 low impedance issue arniml 6827d 01h /t48/tags/rel_1_0/rtl/
208 wire signals for P2 low impeddance marker issue arniml 6827d 01h /t48/tags/rel_1_0/rtl/
207 entity changes for P2 low impedance trigger issue arniml 6827d 01h /t48/tags/rel_1_0/rtl/
206 * change low impedance markers for P2
separate marker for low and high part
* p2_o output is also registered to prevent combinational
output to pads
arniml 6827d 01h /t48/tags/rel_1_0/rtl/
205 operate ale_q and int_q with xtal_i after shift of ALE assertion to XTAL3 arniml 6827d 01h /t48/tags/rel_1_0/rtl/
204 * suppress p2_output_pch_o when p2_output_exp is active
* wire xtal_i to interrupt module
arniml 6827d 02h /t48/tags/rel_1_0/rtl/
203 * shift assertion of ALE and PROG to xtal3
* correct change of revision 1.8
arniml 6827d 02h /t48/tags/rel_1_0/rtl/
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"
arniml 6828d 13h /t48/tags/rel_1_0/rtl/
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch
arniml 6876d 02h /t48/tags/rel_1_0/rtl/
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag
arniml 6876d 02h /t48/tags/rel_1_0/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.