URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] - Rev 63

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
63	reset machine state to MSTATE3 to allow proper instruction fetch after reset	arniml	7450d 07h	/t48/tags/rel_1_0/rtl/
62	initial check-in	arniml	7450d 07h	/t48/tags/rel_1_0/rtl/
60	+ add marker for injected calls + suppress intstruction strobes for injected calls	arniml	7453d 04h	/t48/tags/rel_1_0/rtl/
59	increment prescaler with MSTATE4	arniml	7453d 04h	/t48/tags/rel_1_0/rtl/
54	- add tb_istrobe_s	arniml	7454d 05h	/t48/tags/rel_1_0/rtl/
53	make istrobe visible through testbench package	arniml	7454d 05h	/t48/tags/rel_1_0/rtl/
45	remove unused signals	arniml	7461d 04h	/t48/tags/rel_1_0/rtl/
44	default assignment for aux_carry_o	arniml	7461d 05h	/t48/tags/rel_1_0/rtl/
43	fix sensitivity list	arniml	7462d 06h	/t48/tags/rel_1_0/rtl/
40	rework adder and force resource sharing between ADD, INC and DEC	arniml	7462d 08h	/t48/tags/rel_1_0/rtl/
38	add measures to implement XCHD	arniml	7464d 12h	/t48/tags/rel_1_0/rtl/
37	add dump_compare support	arniml	7464d 12h	/t48/tags/rel_1_0/rtl/
32	rename pX_limp to pX_low_imp	arniml	7470d 06h	/t48/tags/rel_1_0/rtl/
29	take auxiliary carry from direct ALU connection	arniml	7471d 05h	/t48/tags/rel_1_0/rtl/
28	update wiring for DA support	arniml	7471d 05h	/t48/tags/rel_1_0/rtl/
27	implemented mnemonic DA	arniml	7471d 05h	/t48/tags/rel_1_0/rtl/
26	support for DA instruction	arniml	7471d 05h	/t48/tags/rel_1_0/rtl/
24	connect control signal for Port 2 expander	arniml	7471d 13h	/t48/tags/rel_1_0/rtl/
23	rework Port 2 expander handling	arniml	7471d 13h	/t48/tags/rel_1_0/rtl/
22	merge MN_ANLD, MN_MOVD_PP_A and MN_ORLD_PP_A to OUTLD_PP_A	arniml	7471d 13h	/t48/tags/rel_1_0/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] - Rev 63

Filtering Options