URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] - Rev 153

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
153	introduced generic gate_port_input_g forces masking of P1 and P2 input bus	arniml	7159d 22h	/t48/tags/rel_1_0/rtl/vhdl/
150	intruduced hierarchy t8048_notri where all system functionality except bidirectional ports is handled	arniml	7160d 21h	/t48/tags/rel_1_0/rtl/vhdl/
149	update	arniml	7160d 21h	/t48/tags/rel_1_0/rtl/vhdl/
148	initial check-in	arniml	7160d 21h	/t48/tags/rel_1_0/rtl/vhdl/
145	remove PROG and end of XTAL2, see comment for details	arniml	7197d 23h	/t48/tags/rel_1_0/rtl/vhdl/
144	delay db_dir_o by one machine cycle this fixes the timing relation between BUS data and WR'	arniml	7197d 23h	/t48/tags/rel_1_0/rtl/vhdl/
143	Fix bug report: "RD' and WR' not asserted for INS A, BUS and OUTL BUS, A" rd is asserted for INS A, BUS wr is asserted for OUTL BUS, A P1, P2 and BUS are written in first instruction cycle	arniml	7198d 00h	/t48/tags/rel_1_0/rtl/vhdl/
142	deassert rd_q, wr_q and prog_q at end of XTAL3	arniml	7198d 00h	/t48/tags/rel_1_0/rtl/vhdl/
138	Fix for: P1 constantly in push-pull mode in t8048	arniml	7199d 11h	/t48/tags/rel_1_0/rtl/vhdl/
134	Fix bug report: "PSENn Timing" PSEN is now only asserted for the second cycle if explicitely requested by assert_psen_s. The previous implementation asserted PSEN together with RD or WR.	arniml	7241d 19h	/t48/tags/rel_1_0/rtl/vhdl/
129	cleanup copyright notice	arniml	7304d 03h	/t48/tags/rel_1_0/rtl/vhdl/
128	counter_q is not cleared during reset this would match all different descriptions of the Counter as a) if the software assumes that the Counter is modified during reset, it will initialize the Counter anyhow b) the special case 'Counter not modified during reset' is covered	arniml	7311d 07h	/t48/tags/rel_1_0/rtl/vhdl/
120	Fix bug report: "Program Memory bank can be switched during interrupt" int module emits int_in_progress signal that is used inside the decoder to hold mb low for JMP and CALL during interrupts	arniml	7314d 23h	/t48/tags/rel_1_0/rtl/vhdl/
119	add int_in_progress_o to entity of int module	arniml	7314d 23h	/t48/tags/rel_1_0/rtl/vhdl/
108	Fix for: External Program Memory ignored when EA = 0	arniml	7355d 22h	/t48/tags/rel_1_0/rtl/vhdl/
107	tie EA to '1'	arniml	7355d 22h	/t48/tags/rel_1_0/rtl/vhdl/
106	clean-up use of ea_i	arniml	7355d 22h	/t48/tags/rel_1_0/rtl/vhdl/
101	assert p2_read_p2_o when expander port is read	arniml	7359d 05h	/t48/tags/rel_1_0/rtl/vhdl/
100	reorder data_o generation	arniml	7359d 05h	/t48/tags/rel_1_0/rtl/vhdl/
98	Fix bug "ANL and ORL to P1/P2 read port status instead of port output register"	arniml	7359d 06h	/t48/tags/rel_1_0/rtl/vhdl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] - Rev 153

Filtering Options