OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] [system/] - Rev 161

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 fix syntax problem that triggers an error with GHDL 0.18 arniml 7100d 10h /t48/tags/rel_1_0/rtl/vhdl/system/
157 removed obsolete constant arniml 7221d 06h /t48/tags/rel_1_0/rtl/vhdl/system/
156 added hierarchy t8039_notri arniml 7221d 06h /t48/tags/rel_1_0/rtl/vhdl/system/
155 initial check-in arniml 7221d 06h /t48/tags/rel_1_0/rtl/vhdl/system/
153 introduced generic gate_port_input_g
forces masking of P1 and P2 input bus
arniml 7222d 04h /t48/tags/rel_1_0/rtl/vhdl/system/
150 intruduced hierarchy t8048_notri where all system functionality
except bidirectional ports is handled
arniml 7223d 03h /t48/tags/rel_1_0/rtl/vhdl/system/
149 update arniml 7223d 03h /t48/tags/rel_1_0/rtl/vhdl/system/
148 initial check-in arniml 7223d 03h /t48/tags/rel_1_0/rtl/vhdl/system/
138 Fix for:
P1 constantly in push-pull mode in t8048
arniml 7261d 17h /t48/tags/rel_1_0/rtl/vhdl/system/
108 Fix for:
External Program Memory ignored when EA = 0
arniml 7418d 04h /t48/tags/rel_1_0/rtl/vhdl/system/
107 tie EA to '1' arniml 7418d 04h /t48/tags/rel_1_0/rtl/vhdl/system/
77 move from std_logic_arith to numeric_std arniml 7444d 02h /t48/tags/rel_1_0/rtl/vhdl/system/
62 initial check-in arniml 7450d 07h /t48/tags/rel_1_0/rtl/vhdl/system/
45 remove unused signals arniml 7461d 04h /t48/tags/rel_1_0/rtl/vhdl/system/
32 rename pX_limp to pX_low_imp arniml 7470d 06h /t48/tags/rel_1_0/rtl/vhdl/system/
7 initial check-in arniml 7475d 04h /t48/tags/rel_1_0/rtl/vhdl/system/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.