OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sw/] - Rev 267

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
267 handle testcells for t8243 io expander arniml 6564d 00h /t48/tags/rel_1_0/sw/
266 cell contains io expander tests arniml 6564d 00h /t48/tags/rel_1_0/sw/
265 tagging changed for io expander simulation arniml 6564d 00h /t48/tags/rel_1_0/sw/
264 initial check-in arniml 6564d 00h /t48/tags/rel_1_0/sw/
246 initial check-in arniml 6568d 23h /t48/tags/rel_1_0/sw/
245 initial check-in arniml 6569d 00h /t48/tags/rel_1_0/sw/
241 include t8048 and t8039 testbenches arniml 6586d 22h /t48/tags/rel_1_0/sw/
239 adapt t48 external ROM offset arniml 6586d 22h /t48/tags/rel_1_0/sw/
238 initial check-in arniml 6586d 22h /t48/tags/rel_1_0/sw/
237 initial check-in arniml 6586d 22h /t48/tags/rel_1_0/sw/
236 initial check-in arniml 6586d 23h /t48/tags/rel_1_0/sw/
230 simplify shell command execution arniml 6589d 22h /t48/tags/rel_1_0/sw/
229 rework hex/simulation targets arniml 6589d 22h /t48/tags/rel_1_0/sw/
199 initial check-in arniml 6821d 02h /t48/tags/rel_1_0/sw/
194 initial check-in arniml 6822d 13h /t48/tags/rel_1_0/sw/
185 initial check-in arniml 6876d 01h /t48/tags/rel_1_0/sw/
184 initial check-in arniml 6876d 03h /t48/tags/rel_1_0/sw/
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 6967d 04h /t48/tags/rel_1_0/sw/
141 disable external memory to avoid conflicts with outl a, bus arniml 7193d 04h /t48/tags/rel_1_0/sw/
132 stop simulation upon assertion error arniml 7236d 23h /t48/tags/rel_1_0/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.