OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 197

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
197 preliminary version 0.3 arniml 6830d 08h /t48/tags/rel_1_1/
196 update to version 0.3 arniml 6830d 08h /t48/tags/rel_1_1/
195 Suppress assertion of bus_read_bus_s when interrupt is pending.
This should fix bug report
"PROBLEM WHEN INT AND JMP"		 arniml 6830d 12h /t48/tags/rel_1_1/
194 initial check-in arniml 6830d 12h /t48/tags/rel_1_1/
193 iManual arniml 6845d 14h /t48/tags/rel_1_1/
192 update list for Wishbone toplevel arniml 6846d 01h /t48/tags/rel_1_1/
191 preliminary version 0.2 arniml 6846d 04h /t48/tags/rel_1_1/
190 finalize change log for release 0.6 beta arniml 6846d 22h /t48/tags/rel_1_1/
189 add bug report
"Target address of JMP and CALL to Program Memory Bank 1 corrupted by interrupt"		 arniml 6878d 00h /t48/tags/rel_1_1/
188 move check for int_pending_s into ea_i_='0' branch
this fixes a glitch on PCH when an interrutp occurs
during external program memory fetch		 arniml 6878d 01h /t48/tags/rel_1_1/
187 Fix bug reports:
"Target address of JMP to Program Memory Bank 1 corrupted by interrupt"
"Return address of CALL to Program Memory Bank 1 corrupted by interrupt"
int_in_progress_o was active one cycle before int_pending_o is
asserted. this confused the mb multiplexer which determines the state of
the memory bank selection flag		 arniml 6878d 01h /t48/tags/rel_1_1/
186 update to version 0.2 arniml 6879d 02h /t48/tags/rel_1_1/
185 initial check-in arniml 6884d 00h /t48/tags/rel_1_1/
184 initial check-in arniml 6884d 01h /t48/tags/rel_1_1/
183 fix missing assignment to outclock arniml 6884d 04h /t48/tags/rel_1_1/
182 intermediate version arniml 6964d 03h /t48/tags/rel_1_1/
181 fix typo arniml 6964d 06h /t48/tags/rel_1_1/
180 introduce prefix 't48_' for wb_master entity and configuration arniml 6972d 11h /t48/tags/rel_1_1/
179 introduce prefix 't48_' for all packages, entities and configurations arniml 6972d 12h /t48/tags/rel_1_1/
178 Move latching of BUS to MSTATE2
-> sample BUS at the end of RD'		 arniml 6973d 23h /t48/tags/rel_1_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.