OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 329

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5577d 02h /t48/tags/rel_1_1/
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5890d 13h /tags/rel_1_1/
288 updates for release 1.1 arniml 5890d 13h /trunk/
287 add notes on FPGA implementation arniml 5890d 14h /trunk/
286 hierarchy update, RAM and ROM clarification arniml 5890d 14h /trunk/
285 generate D for synchronous implementation in clocked process arniml 5891d 15h /trunk/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5891d 15h /trunk/
283 update to new mnemonic decoder arniml 5891d 15h /trunk/
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0
arniml 5892d 14h /trunk/
281 clarify testcase compilation arniml 5892d 14h /trunk/
280 added syn directory structure arniml 5893d 14h /trunk/
279 update arniml 5908d 12h /trunk/
278 initial check-in arniml 5908d 15h /trunk/
276 add change notes for release 1.0 arniml 6389d 13h /trunk/
275 fix sensitivity list arniml 6390d 11h /trunk/
274 revision 1.0 arniml 6390d 11h /trunk/
273 reset counter_q arniml 6407d 22h /trunk/
272 fix entity port names arniml 6411d 23h /trunk/
271 initial check-in arniml 6411d 23h /trunk/
270 fix component name arniml 6412d 00h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.