OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] - Rev 74

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 enhance pass/fail detection arniml 7408d 15h /t48/tags/rel_1_1/
73 removed dummy_s - workaround not longer needed for GHDL 0.11.1 arniml 7408d 15h /t48/tags/rel_1_1/
72 removed superfluous signal from sensitivity list arniml 7408d 15h /t48/tags/rel_1_1/
71 add T8039 and its testbench arniml 7414d 07h /t48/tags/rel_1_1/
70 clean test cell before make arniml 7414d 07h /t48/tags/rel_1_1/
69 fix name of istrobe arniml 7414d 07h /t48/tags/rel_1_1/
68 connect T0 and T1 to P1 arniml 7414d 07h /t48/tags/rel_1_1/
67 initial check-in arniml 7414d 07h /t48/tags/rel_1_1/
66 add temporary workaround for GHDL 0.11 arniml 7414d 07h /t48/tags/rel_1_1/
65 clean up sensitivity list arniml 7414d 07h /t48/tags/rel_1_1/
64 + enhance instruction strobe generation
+ rework address output under EA=1 conditions
arniml 7414d 07h /t48/tags/rel_1_1/
63 reset machine state to MSTATE3 to allow proper instruction fetch
after reset
arniml 7414d 07h /t48/tags/rel_1_1/
62 initial check-in arniml 7414d 08h /t48/tags/rel_1_1/
61 expand script for dump compare arniml 7416d 04h /t48/tags/rel_1_1/
60 + add marker for injected calls
+ suppress intstruction strobes for injected calls
arniml 7417d 04h /t48/tags/rel_1_1/
59 increment prescaler with MSTATE4 arniml 7417d 04h /t48/tags/rel_1_1/
58 add periodic interrupt arniml 7417d 04h /t48/tags/rel_1_1/
57 abort if no interrupt occurs arniml 7417d 04h /t48/tags/rel_1_1/
56 wait for instruction strobe after final end-of-simulation detection
this ensures that the last mov instruction is part of the dump and
enables 100% matching with i8039 simulator
arniml 7418d 05h /t48/tags/rel_1_1/
55 add dependency to tb_behav_pack for decoder arniml 7418d 05h /t48/tags/rel_1_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.