OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] - Rev 113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7358d 02h /t48/tags/rel_1_1/sw/
104 add white_box directory to test suite arniml 7361d 23h /t48/tags/rel_1_1/sw/
102 update for changes in address space of external memory arniml 7361d 23h /t48/tags/rel_1_1/sw/
99 initial check-in arniml 7361d 23h /t48/tags/rel_1_1/sw/
97 initial check-in arniml 7362d 00h /t48/tags/rel_1_1/sw/
96 select dedicated directorie(s) for regression arniml 7362d 21h /t48/tags/rel_1_1/sw/
95 check counter inactivity arniml 7362d 21h /t48/tags/rel_1_1/sw/
94 initial check-in arniml 7362d 21h /t48/tags/rel_1_1/sw/
90 intial check-in arniml 7362d 22h /t48/tags/rel_1_1/sw/
89 initial check-in arniml 7376d 18h /t48/tags/rel_1_1/sw/
88 allow memory bank switching during interrupts arniml 7377d 20h /t48/tags/rel_1_1/sw/
87 abort gracfullt if memory bank switching does not work arniml 7377d 20h /t48/tags/rel_1_1/sw/
85 initial check-in arniml 7378d 02h /t48/tags/rel_1_1/sw/
74 enhance pass/fail detection arniml 7385d 02h /t48/tags/rel_1_1/sw/
70 clean test cell before make arniml 7390d 19h /t48/tags/rel_1_1/sw/
69 fix name of istrobe arniml 7390d 19h /t48/tags/rel_1_1/sw/
61 expand script for dump compare arniml 7392d 15h /t48/tags/rel_1_1/sw/
58 add periodic interrupt arniml 7393d 16h /t48/tags/rel_1_1/sw/
57 abort if no interrupt occurs arniml 7393d 16h /t48/tags/rel_1_1/sw/
52 + fix bug in PSW[3]
+ read SP properly for dump		 arniml 7394d 17h /t48/tags/rel_1_1/sw/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.