OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] - Rev 113

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7358d 01h /t48/tags/rel_1_1/sw/verif/
102 update for changes in address space of external memory arniml 7361d 22h /t48/tags/rel_1_1/sw/verif/
99 initial check-in arniml 7361d 22h /t48/tags/rel_1_1/sw/verif/
97 initial check-in arniml 7361d 23h /t48/tags/rel_1_1/sw/verif/
95 check counter inactivity arniml 7362d 20h /t48/tags/rel_1_1/sw/verif/
94 initial check-in arniml 7362d 20h /t48/tags/rel_1_1/sw/verif/
90 intial check-in arniml 7362d 21h /t48/tags/rel_1_1/sw/verif/
89 initial check-in arniml 7376d 17h /t48/tags/rel_1_1/sw/verif/
87 abort gracfullt if memory bank switching does not work arniml 7377d 19h /t48/tags/rel_1_1/sw/verif/
85 initial check-in arniml 7378d 00h /t48/tags/rel_1_1/sw/verif/
57 abort if no interrupt occurs arniml 7393d 14h /t48/tags/rel_1_1/sw/verif/
46 fix test arniml 7401d 14h /t48/tags/rel_1_1/sw/verif/
42 change test values that match better to the test case arniml 7402d 18h /t48/tags/rel_1_1/sw/verif/
39 initial check-in arniml 7404d 22h /t48/tags/rel_1_1/sw/verif/
36 make calculation of expected value more readable arniml 7404d 23h /t48/tags/rel_1_1/sw/verif/
34 fix test wrt AC arniml 7410d 16h /t48/tags/rel_1_1/sw/verif/
25 initial check-in arniml 7411d 15h /t48/tags/rel_1_1/sw/verif/
18 fix constant format arniml 7413d 14h /t48/tags/rel_1_1/sw/verif/
17 fix test arniml 7413d 14h /t48/tags/rel_1_1/sw/verif/
14 initial check-in arniml 7414d 14h /t48/tags/rel_1_1/sw/verif/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.