OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] - Rev 239

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 adapt t48 external ROM offset arniml 6616d 20h /t48/tags/rel_1_2/
238 initial check-in arniml 6616d 20h /t48/tags/rel_1_2/
237 initial check-in arniml 6616d 20h /t48/tags/rel_1_2/
236 initial check-in arniml 6616d 21h /t48/tags/rel_1_2/
235 cleanup dependencies arniml 6618d 21h /t48/tags/rel_1_2/
234 cleanup & enhance external access arniml 6618d 21h /t48/tags/rel_1_2/
233 added external ROM arniml 6618d 21h /t48/tags/rel_1_2/
232 update to new memory concept arniml 6619d 20h /t48/tags/rel_1_2/
231 obsoleted by new memory concept arniml 6619d 20h /t48/tags/rel_1_2/
230 simplify shell command execution arniml 6619d 20h /t48/tags/rel_1_2/
229 rework hex/simulation targets arniml 6619d 20h /t48/tags/rel_1_2/
228 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom/t3x_rom arniml 6619d 20h /t48/tags/rel_1_2/
227 replaced syn_ram and syn_rom with generic_ram_ena and t48_rom/t49_rom arniml 6619d 20h /t48/tags/rel_1_2/
226 replaced syn_ram with generic_ram_ena arniml 6619d 20h /t48/tags/rel_1_2/
225 replaced syn_rom and syn_ram with t48_rom and generic_ram_ena arniml 6619d 20h /t48/tags/rel_1_2/
224 initial check-in arniml 6619d 20h /t48/tags/rel_1_2/
223 obsoleted arniml 6619d 20h /t48/tags/rel_1_2/
222 add note about clock enable for data memory RAM macro arniml 6620d 20h /t48/tags/rel_1_2/
221 new input xtal_en_i arniml 6620d 20h /t48/tags/rel_1_2/
220 new input xtal_en_i arniml 6620d 20h /t48/tags/rel_1_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.