OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_2/] [sw/] [i8039emu/] - Rev 329

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
300 maintenance release for svn updates arniml 5521d 06h /t48/tags/rel_1_2/sw/i8039emu/
295 - remove unsupported CVS tags
- propset for Id
arniml 5578d 09h /t48/tags/rel_1_2/sw/i8039emu/
292 New directory structure. root 5600d 19h /t48/tags/rel_1_2/sw/i8039emu/
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge
arniml 7310d 16h /t48/tags/rel_1_2/sw/i8039emu/
124 fix wrong handling of MB after return from interrupt arniml 7311d 14h /t48/tags/rel_1_2/sw/i8039emu/
123 support hex file for external ROM arniml 7311d 14h /t48/tags/rel_1_2/sw/i8039emu/
88 allow memory bank switching during interrupts arniml 7374d 11h /t48/tags/rel_1_2/sw/i8039emu/
74 enhance pass/fail detection arniml 7381d 17h /t48/tags/rel_1_2/sw/i8039emu/
58 add periodic interrupt arniml 7390d 06h /t48/tags/rel_1_2/sw/i8039emu/
52 + fix bug in PSW[3]
+ read SP properly for dump
arniml 7391d 08h /t48/tags/rel_1_2/sw/i8039emu/
51 + implement Port1 and Port2
+ connect T0 and T1
+ return proper program memory contents
arniml 7391d 08h /t48/tags/rel_1_2/sw/i8039emu/
49 Imported sources arniml 7396d 09h /t48/tags/rel_1_2/sw/i8039emu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.