OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] - Rev 292

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5632d 03h /t48/tags/rel_1_4/
291 remove t48_opc_decoder component reference arniml 5943d 15h /tags/rel_1_4/
290 remove obsolete components arniml 5944d 17h /tags/rel_1_4/
288 updates for release 1.1 arniml 5945d 14h /tags/rel_1_4/
287 add notes on FPGA implementation arniml 5945d 14h /tags/rel_1_4/
286 hierarchy update, RAM and ROM clarification arniml 5945d 14h /tags/rel_1_4/
285 generate D for synchronous implementation in clocked process arniml 5946d 15h /tags/rel_1_4/
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5946d 15h /tags/rel_1_4/
283 update to new mnemonic decoder arniml 5946d 15h /tags/rel_1_4/
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0
arniml 5947d 14h /tags/rel_1_4/
281 clarify testcase compilation arniml 5947d 14h /tags/rel_1_4/
280 added syn directory structure arniml 5948d 14h /tags/rel_1_4/
279 update arniml 5963d 13h /tags/rel_1_4/
278 initial check-in arniml 5963d 15h /tags/rel_1_4/
276 add change notes for release 1.0 arniml 6444d 13h /tags/rel_1_4/
275 fix sensitivity list arniml 6445d 11h /tags/rel_1_4/
274 revision 1.0 arniml 6445d 11h /tags/rel_1_4/
273 reset counter_q arniml 6462d 22h /tags/rel_1_4/
272 fix entity port names arniml 6467d 00h /tags/rel_1_4/
271 initial check-in arniml 6467d 00h /tags/rel_1_4/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.