OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.		 creep 5598d 04h /t6507lp/
69 Added signal origin/destination. creep 5598d 06h /t6507lp/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.		 creep 5598d 07h /t6507lp/
67 File name change to lowercase. HAL says so! creep 5598d 08h /t6507lp/
66 File name change to lowercase. HAL says so! creep 5598d 08h /t6507lp/
65 Now the blocks are connected. gabrieloshiro 5599d 03h /t6507lp/
64 Constant were wrong. gabrieloshiro 5599d 04h /t6507lp/
63 Fixed several HAL warnings. Still plenty to do. creep 5599d 04h /t6507lp/
62 The DUT file name changed. creep 5599d 04h /t6507lp/
61 File name change to lowercase. HAL says so! creep 5599d 04h /t6507lp/
60 File name change. HAL says so! creep 5599d 04h /t6507lp/
59 I`ve fixed some latch creation. gabrieloshiro 5599d 04h /t6507lp/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5599d 05h /t6507lp/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5599d 05h /t6507lp/
56 Several changes in the output logic to respect the pipelining. creep 5599d 05h /t6507lp/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5599d 06h /t6507lp/
54 Processor Status register modified. gabrieloshiro 5599d 09h /t6507lp/
53 Added default header. creep 5599d 13h /t6507lp/
52 Removed unecessary always block. creep 5600d 04h /t6507lp/
51 Some first ideas on testbench. creep 5600d 04h /t6507lp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.