URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 81

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
81	Decimal mode (BCD) is working.	gabrieloshiro	5601d 01h	/t6507lp/
80	Grouping some instructions that have the same behavioral.	gabrieloshiro	5601d 02h	/t6507lp/
79	ALU testbench added.	gabrieloshiro	5601d 03h	/t6507lp/
78	ZPG coded and simulated.	creep	5601d 03h	/t6507lp/
77	ZPG coded. Simulation is halfway.	creep	5601d 04h	/t6507lp/
76	ABS write instructions were not simulated. Also added some initial ZPG simulation.	creep	5601d 04h	/t6507lp/
75	First working version!	gabrieloshiro	5601d 04h	/t6507lp/
74	The file now describes who is doing what.	creep	5601d 04h	/t6507lp/
73	Added schedule file into the readme file.	creep	5601d 04h	/t6507lp/
72	Project management folder.	creep	5601d 04h	/t6507lp/
71	Four addressing modes are simulated: immediate, accumulator, implied and absolute. The simulation was done using a testbench that contains a small memory inside.	creep	5601d 04h	/t6507lp/
70	Fixed several timing. Registered outputs working. Only three adressing modes coded, the previous coding was erased.	creep	5605d 01h	/t6507lp/
69	Added signal origin/destination.	creep	5605d 03h	/t6507lp/
68	The FSM module is now parametrized. Also, several changes were made to remove most of the lint warnings.	creep	5605d 03h	/t6507lp/
67	File name change to lowercase. HAL says so!	creep	5605d 05h	/t6507lp/
66	File name change to lowercase. HAL says so!	creep	5605d 05h	/t6507lp/
65	Now the blocks are connected.	gabrieloshiro	5606d 00h	/t6507lp/
64	Constant were wrong.	gabrieloshiro	5606d 00h	/t6507lp/
63	Fixed several HAL warnings. Still plenty to do.	creep	5606d 00h	/t6507lp/
62	The DUT file name changed.	creep	5606d 00h	/t6507lp/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories t6507lp

[/] [t6507lp/] - Rev 81

Filtering Options