OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] - Rev 129

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 RTL and e files are truly linked now. Some very early coverage is done. creep 5619d 05h /t6507lp/trunk/
128 $write and $finish primitives were removed from synthesizable blocks. Latches were removed. Top level were fixed (rw_mem and mem_rw should have the same name). All blocks were synthesized. gabrieloshiro 5619d 08h /t6507lp/trunk/
127 Testbench created. Simulation is almost done! Everything seems to be working fine. gabrieloshiro 5619d 09h /t6507lp/trunk/
126 Added a wrapper for the ALU. This file creates the clock for Specman. creep 5619d 10h /t6507lp/trunk/
125 All files are linked to each other. RTL is still not linked through hdl_path() creep 5620d 02h /t6507lp/trunk/
124 All signals are mapped on the BFM and MON using the SIG_MAP. creep 5620d 04h /t6507lp/trunk/
123 Added all the eRM files. creep 5620d 04h /t6507lp/trunk/
122 Adding alu_mon.e creep 5620d 05h /t6507lp/trunk/
121 Adding formal verification folder. creep 5620d 05h /t6507lp/trunk/
120 Added some extra commentaries. creep 5621d 05h /t6507lp/trunk/
119 removing old file. creep 5621d 08h /t6507lp/trunk/
118 The top level name was in uppercase. The correct is lowercase. creep 5621d 09h /t6507lp/trunk/
117 Fixed the top level and connected the entire project. creep 5621d 09h /t6507lp/trunk/
116 Changed the module instantiation into the dot form. creep 5621d 10h /t6507lp/trunk/
115 Renamed the signal control. It is mem_rw now. creep 5621d 10h /t6507lp/trunk/
114 Created a global timescale file for the project. Added to the top module. creep 5621d 10h /t6507lp/trunk/
113 Timescale was unified. gabrieloshiro 5621d 10h /t6507lp/trunk/
112 Created a global timescale file for the project. creep 5621d 10h /t6507lp/trunk/
111 Performed some linting after coding was finished. creep 5622d 02h /t6507lp/trunk/
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 5622d 03h /t6507lp/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.