OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Added signal origin/destination. creep 5585d 13h /t6507lp/trunk/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.		 creep 5585d 13h /t6507lp/trunk/
67 File name change to lowercase. HAL says so! creep 5585d 15h /t6507lp/trunk/
66 File name change to lowercase. HAL says so! creep 5585d 15h /t6507lp/trunk/
65 Now the blocks are connected. gabrieloshiro 5586d 10h /t6507lp/trunk/
64 Constant were wrong. gabrieloshiro 5586d 10h /t6507lp/trunk/
63 Fixed several HAL warnings. Still plenty to do. creep 5586d 10h /t6507lp/trunk/
62 The DUT file name changed. creep 5586d 10h /t6507lp/trunk/
61 File name change to lowercase. HAL says so! creep 5586d 11h /t6507lp/trunk/
60 File name change. HAL says so! creep 5586d 11h /t6507lp/trunk/
59 I`ve fixed some latch creation. gabrieloshiro 5586d 11h /t6507lp/trunk/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5586d 12h /t6507lp/trunk/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5586d 12h /t6507lp/trunk/
56 Several changes in the output logic to respect the pipelining. creep 5586d 12h /t6507lp/trunk/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5586d 13h /t6507lp/trunk/
54 Processor Status register modified. gabrieloshiro 5586d 15h /t6507lp/trunk/
53 Added default header. creep 5586d 20h /t6507lp/trunk/
52 Removed unecessary always block. creep 5587d 11h /t6507lp/trunk/
51 Some first ideas on testbench. creep 5587d 11h /t6507lp/trunk/
49 Bla bla bla gabrieloshiro 5587d 13h /t6507lp/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.