OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] - Rev 135

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 RTL and e files are truly linked now. Some very early coverage is done. creep 5708d 14h /t6507lp/trunk/rtl/
128 $write and $finish primitives were removed from synthesizable blocks. Latches were removed. Top level were fixed (rw_mem and mem_rw should have the same name). All blocks were synthesized. gabrieloshiro 5708d 18h /t6507lp/trunk/rtl/
127 Testbench created. Simulation is almost done! Everything seems to be working fine. gabrieloshiro 5708d 19h /t6507lp/trunk/rtl/
126 Added a wrapper for the ALU. This file creates the clock for Specman. creep 5708d 20h /t6507lp/trunk/rtl/
120 Added some extra commentaries. creep 5710d 15h /t6507lp/trunk/rtl/
119 removing old file. creep 5710d 18h /t6507lp/trunk/rtl/
118 The top level name was in uppercase. The correct is lowercase. creep 5710d 19h /t6507lp/trunk/rtl/
117 Fixed the top level and connected the entire project. creep 5710d 19h /t6507lp/trunk/rtl/
116 Changed the module instantiation into the dot form. creep 5710d 20h /t6507lp/trunk/rtl/
115 Renamed the signal control. It is mem_rw now. creep 5710d 20h /t6507lp/trunk/rtl/
114 Created a global timescale file for the project. Added to the top module. creep 5710d 20h /t6507lp/trunk/rtl/
113 Timescale was unified. gabrieloshiro 5710d 20h /t6507lp/trunk/rtl/
112 Created a global timescale file for the project. creep 5710d 20h /t6507lp/trunk/rtl/
111 Performed some linting after coding was finished. creep 5711d 12h /t6507lp/trunk/rtl/
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 5711d 13h /t6507lp/trunk/rtl/
109 PLA and PLP are coded and simulated. creep 5711d 15h /t6507lp/trunk/rtl/
108 PHA and PHP are coded and simulated. creep 5711d 16h /t6507lp/trunk/rtl/
107 The RTS instruction is working fine. Coded and simulated. creep 5711d 17h /t6507lp/trunk/rtl/
106 First stable version. Things seems to be working. Simulation is currently at 20%. gabrieloshiro 5711d 17h /t6507lp/trunk/rtl/
105 The RTI instruction is working fine. Coded and simulated. creep 5711d 17h /t6507lp/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.