OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 183

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
183 STA, STY and STX should be working now gabrieloshiro 5672d 10h /t6507lp/trunk/rtl/verilog/
181 This time ADC decimal should be working properly and SBC (normal mode) should be back to its accurate behavior gabrieloshiro 5672d 13h /t6507lp/trunk/rtl/verilog/
179 STA, STY and STX fixed gabrieloshiro 5672d 16h /t6507lp/trunk/rtl/verilog/
178 STA, STY and STX fixed gabrieloshiro 5672d 16h /t6507lp/trunk/rtl/verilog/
176 RTI works for me gabrieloshiro 5672d 19h /t6507lp/trunk/rtl/verilog/
175 PLP and RTI should be working according to stella now. STATUS <= alu_a. gabrieloshiro 5673d 14h /t6507lp/trunk/rtl/verilog/
174 SBC borrow flag bug fixed... again gabrieloshiro 5673d 15h /t6507lp/trunk/rtl/verilog/
173 SBC bug fixed. Borrow should be working properly. gabrieloshiro 5673d 15h /t6507lp/trunk/rtl/verilog/
172 RTI supported to be compatible with stella gabrieloshiro 5673d 17h /t6507lp/trunk/rtl/verilog/
171 Removed debug messages. creep 5673d 18h /t6507lp/trunk/rtl/verilog/
169 ADC bugs finally fixed. gabrieloshiro 5674d 10h /t6507lp/trunk/rtl/verilog/
168 RTI fixed! now ALU doesn`t support RTI instruction anymore. gabrieloshiro 5674d 12h /t6507lp/trunk/rtl/verilog/
167 Now SBC is supposed to work. gabrieloshiro 5674d 12h /t6507lp/trunk/rtl/verilog/
166 Commiting again! gabrieloshiro 5674d 12h /t6507lp/trunk/rtl/verilog/
165 SBC and PHP fixed! gabrieloshiro 5674d 12h /t6507lp/trunk/rtl/verilog/
164 ADC with decimal mode bug... is it ok now? gabrieloshiro 5674d 14h /t6507lp/trunk/rtl/verilog/
163 Still having bugs on ADC with decimal flag! Is it correct now? gabrieloshiro 5674d 15h /t6507lp/trunk/rtl/verilog/
162 ADC with decimal mode ON, bug fixed! gabrieloshiro 5674d 15h /t6507lp/trunk/rtl/verilog/
161 Sum and subtract were wrong when D flag was HIGH. gabrieloshiro 5674d 15h /t6507lp/trunk/rtl/verilog/
158 Bug 28 fixed. PHA was not coping the register to alu_a output gabrieloshiro 5677d 12h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.