OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 222

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
222 Added a simple line-by-line tester. creep 5628d 20h /t6507lp/trunk/rtl/verilog/
221 Added a VGA controller. creep 5629d 00h /t6507lp/trunk/rtl/verilog/
220 Bug #59: video converter done. creep 5629d 18h /t6507lp/trunk/rtl/verilog/
219 Video YPbPr to RGB is coded. creep 5632d 17h /t6507lp/trunk/rtl/verilog/
218 Added the video converter. creep 5632d 18h /t6507lp/trunk/rtl/verilog/
217 All write operations at the TIA are coded. creep 5633d 23h /t6507lp/trunk/rtl/verilog/
216 Register bank at TIA properly set. Working on the R/W instructions. creep 5634d 19h /t6507lp/trunk/rtl/verilog/
215 Adding the video module. creep 5635d 20h /t6507lp/trunk/rtl/verilog/
214 Added the keyboard controller to the 2600.v top level file. creep 5636d 00h /t6507lp/trunk/rtl/verilog/
212 Bug #56: ZPX page crossing. creep 5641d 00h /t6507lp/trunk/rtl/verilog/
211 Added the keyboard controller testbench to the repository creep 5641d 01h /t6507lp/trunk/rtl/verilog/
205 Bug #51: NOP shouldnt feed the ALU with enable 1'b1. creep 5643d 18h /t6507lp/trunk/rtl/verilog/
204 Finished coding the RIOT. creep 5643d 19h /t6507lp/trunk/rtl/verilog/
203 Adding the RIOT testbench creep 5644d 00h /t6507lp/trunk/rtl/verilog/
202 Bug #49: RTI and RTS behavior was recoded. creep 5646d 17h /t6507lp/trunk/rtl/verilog/
201 Linted the RIOT file. creep 5646d 18h /t6507lp/trunk/rtl/verilog/
200 Bug #48: SP wrong after decrement. creep 5646d 21h /t6507lp/trunk/rtl/verilog/
199 Fixed two warning messages at the FSM. creep 5646d 21h /t6507lp/trunk/rtl/verilog/
198 Removed the old I/O file creep 5647d 00h /t6507lp/trunk/rtl/verilog/
197 Adeed the three modules (io, ram, timer). creep 5647d 00h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.