OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 63

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
63 Fixed several HAL warnings. Still plenty to do. creep 5635d 13h /t6507lp/trunk/rtl/verilog/
62 The DUT file name changed. creep 5635d 13h /t6507lp/trunk/rtl/verilog/
61 File name change to lowercase. HAL says so! creep 5635d 13h /t6507lp/trunk/rtl/verilog/
60 File name change. HAL says so! creep 5635d 13h /t6507lp/trunk/rtl/verilog/
59 I`ve fixed some latch creation. gabrieloshiro 5635d 13h /t6507lp/trunk/rtl/verilog/
58 ALU with all opcodes ready for simulation. gabrieloshiro 5635d 14h /t6507lp/trunk/rtl/verilog/
57 A very simple testbench that checks the execution for a single instruction, i.e. no memory. creep 5635d 14h /t6507lp/trunk/rtl/verilog/
56 Several changes in the output logic to respect the pipelining. creep 5635d 14h /t6507lp/trunk/rtl/verilog/
55 ALU has all opcodes now! Comments inside ALU are completely wrong. gabrieloshiro 5635d 15h /t6507lp/trunk/rtl/verilog/
54 Processor Status register modified. gabrieloshiro 5635d 18h /t6507lp/trunk/rtl/verilog/
53 Added default header. creep 5635d 22h /t6507lp/trunk/rtl/verilog/
52 Removed unecessary always block. creep 5636d 13h /t6507lp/trunk/rtl/verilog/
51 Some first ideas on testbench. creep 5636d 13h /t6507lp/trunk/rtl/verilog/
48 Updated reference to header file. creep 5636d 16h /t6507lp/trunk/rtl/verilog/
47 Added a new folder where the users should run the tools. creep 5636d 16h /t6507lp/trunk/rtl/verilog/
45 Removed the CVS $log tag. creep 5636d 16h /t6507lp/trunk/rtl/verilog/
44 Now it is compiling using ncvlog. creep 5636d 16h /t6507lp/trunk/rtl/verilog/
38 root 5637d 16h /t6507lp/trunk/rtl/verilog/
37 Some minor fixes. Now we are trying to make it synthesizable. gabrieloshiro 5638d 13h /t6507lp/trunk/rtl/verilog/
36 All module names are written using uppercase letters now. gabrieloshiro 5638d 13h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.