OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5581d 08h /t6507lp/trunk/rtl/verilog/
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5581d 23h /t6507lp/trunk/rtl/verilog/
86 Zero page indexed mode is working fine. creep 5582d 03h /t6507lp/trunk/rtl/verilog/
85 alu_x and alu_y variables created. gabrieloshiro 5582d 07h /t6507lp/trunk/rtl/verilog/
84 X and Y register are passed from ALU to FSM. gabrieloshiro 5582d 07h /t6507lp/trunk/rtl/verilog/
83 Completed HAL checking. All the relevant warnings and errors were removed. creep 5582d 08h /t6507lp/trunk/rtl/verilog/
82 Did some checking with HAL and fixed 20+ warnings and errors. creep 5583d 00h /t6507lp/trunk/rtl/verilog/
81 Decimal mode (BCD) is working. gabrieloshiro 5583d 00h /t6507lp/trunk/rtl/verilog/
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5583d 01h /t6507lp/trunk/rtl/verilog/
79 ALU testbench added. gabrieloshiro 5583d 02h /t6507lp/trunk/rtl/verilog/
78 ZPG coded and simulated. creep 5583d 02h /t6507lp/trunk/rtl/verilog/
77 ZPG coded. Simulation is halfway. creep 5583d 03h /t6507lp/trunk/rtl/verilog/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.		 creep 5583d 03h /t6507lp/trunk/rtl/verilog/
75 First working version! gabrieloshiro 5583d 03h /t6507lp/trunk/rtl/verilog/
71 Four addressing modes are simulated: immediate, accumulator, implied and absolute.
The simulation was done using a testbench that contains a small memory inside.		 creep 5583d 03h /t6507lp/trunk/rtl/verilog/
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.		 creep 5587d 00h /t6507lp/trunk/rtl/verilog/
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.		 creep 5587d 02h /t6507lp/trunk/rtl/verilog/
67 File name change to lowercase. HAL says so! creep 5587d 04h /t6507lp/trunk/rtl/verilog/
66 File name change to lowercase. HAL says so! creep 5587d 04h /t6507lp/trunk/rtl/verilog/
65 Now the blocks are connected. gabrieloshiro 5587d 23h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.