OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] - Rev 95

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 IDX addressing mode is also 100%, coded and simulated. creep 5603d 16h /t6507lp/trunk/rtl/verilog/
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5604d 12h /t6507lp/trunk/rtl/verilog/
93 Opcode for BNE was wrong. creep 5604d 14h /t6507lp/trunk/rtl/verilog/
92 Absolute indexed mode working properly. All cases were simulated. creep 5604d 19h /t6507lp/trunk/rtl/verilog/
91 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page IS crossed is coded and simulated. creep 5604d 19h /t6507lp/trunk/rtl/verilog/
90 CMP, CPX and CPY affect carry flag (in this case it indicates a borrow) but they don't affect overflow. gabrieloshiro 5604d 19h /t6507lp/trunk/rtl/verilog/
89 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page is NOT crossed is coded and simulated. creep 5604d 19h /t6507lp/trunk/rtl/verilog/
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5604d 20h /t6507lp/trunk/rtl/verilog/
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5605d 11h /t6507lp/trunk/rtl/verilog/
86 Zero page indexed mode is working fine. creep 5605d 15h /t6507lp/trunk/rtl/verilog/
85 alu_x and alu_y variables created. gabrieloshiro 5605d 20h /t6507lp/trunk/rtl/verilog/
84 X and Y register are passed from ALU to FSM. gabrieloshiro 5605d 20h /t6507lp/trunk/rtl/verilog/
83 Completed HAL checking. All the relevant warnings and errors were removed. creep 5605d 20h /t6507lp/trunk/rtl/verilog/
82 Did some checking with HAL and fixed 20+ warnings and errors. creep 5606d 12h /t6507lp/trunk/rtl/verilog/
81 Decimal mode (BCD) is working. gabrieloshiro 5606d 13h /t6507lp/trunk/rtl/verilog/
80 Grouping some instructions that have the same behavioral. gabrieloshiro 5606d 13h /t6507lp/trunk/rtl/verilog/
79 ALU testbench added. gabrieloshiro 5606d 14h /t6507lp/trunk/rtl/verilog/
78 ZPG coded and simulated. creep 5606d 14h /t6507lp/trunk/rtl/verilog/
77 ZPG coded. Simulation is halfway. creep 5606d 15h /t6507lp/trunk/rtl/verilog/
76 ABS write instructions were not simulated.
Also added some initial ZPG simulation.		 creep 5606d 15h /t6507lp/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.