OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Added some missing features and fixed baud rate generator jesus 7891d 13h /t80/trunk/
43 *** empty log message *** jesus 7900d 01h /t80/trunk/
42 Fixed bus req/ack cycle jesus 7900d 01h /t80/trunk/
41 Removed UNISIM library jesus 7900d 01h /t80/trunk/
40 Cleanup jesus 7900d 01h /t80/trunk/
39 Added -n option and component declaration jesus 7927d 22h /t80/trunk/
38 Added Leonardo .ucf generation jesus 7927d 22h /t80/trunk/
37 Changed to single register file jesus 7928d 01h /t80/trunk/
36 Added component declaration jesus 7928d 01h /t80/trunk/
35 Release 0242 jesus 7934d 13h /t80/trunk/
34 Updated for ISE 5.1 jesus 7934d 18h /t80/trunk/
33 Fixed typo jesus 7944d 10h /t80/trunk/
32 Fixed for ISE 5.1 jesus 7944d 10h /t80/trunk/
31 Fixed generic name error jesus 7947d 12h /t80/trunk/
30 Changed to xilinx specific RAM jesus 7953d 12h /t80/trunk/
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7953d 12h /t80/trunk/
28 Adapted for zxgate jesus 7954d 12h /t80/trunk/
27 Xilinx SSRAM, initial release jesus 7954d 12h /t80/trunk/
26 Fixed instruction timing for POP and DJNZ jesus 7968d 04h /t80/trunk/
25 IX/IY timing and ADC/SBC fix jesus 7969d 14h /t80/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.