OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk/] [rtl/] - Rev 44

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 Added some missing features and fixed baud rate generator jesus 7918d 08h /t80/trunk/rtl/
42 Fixed bus req/ack cycle jesus 7926d 20h /t80/trunk/rtl/
41 Removed UNISIM library jesus 7926d 20h /t80/trunk/rtl/
40 Cleanup jesus 7926d 20h /t80/trunk/rtl/
37 Changed to single register file jesus 7954d 20h /t80/trunk/rtl/
36 Added component declaration jesus 7954d 20h /t80/trunk/rtl/
35 Release 0242 jesus 7961d 08h /t80/trunk/rtl/
34 Updated for ISE 5.1 jesus 7961d 13h /t80/trunk/rtl/
29 Fixed (IX/IY+d) timing and added all GB op-codes jesus 7980d 07h /t80/trunk/rtl/
27 Xilinx SSRAM, initial release jesus 7981d 07h /t80/trunk/rtl/
26 Fixed instruction timing for POP and DJNZ jesus 7994d 23h /t80/trunk/rtl/
25 IX/IY timing and ADC/SBC fix jesus 7996d 09h /t80/trunk/rtl/
24 no message jesus 8002d 05h /t80/trunk/rtl/
23 Fixed T2Write jesus 8002d 06h /t80/trunk/rtl/
22 Added 8080 top level jesus 8002d 06h /t80/trunk/rtl/
20 Updated for new T80s generic jesus 8007d 05h /t80/trunk/rtl/
19 Initial version jesus 8007d 05h /t80/trunk/rtl/
18 Added T2Write generic jesus 8007d 11h /t80/trunk/rtl/
17 Removed write through jesus 8009d 04h /t80/trunk/rtl/
16 no message jesus 8009d 08h /t80/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.