OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] - Rev 65

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 - fix array address calc robfinch 1862d 19h /thor/
64 - case labels for tabular switches robfinch 1864d 03h /thor/
63 - fix while loop label robfinch 1864d 06h /thor/
62 - docs for compiler robfinch 1864d 14h /thor/
61 - latest updates (lots of changes) robfinch 1864d 15h /thor/
60 version 7 of core robfinch 1993d 18h /thor/
59 - pretty state names for bus state machine
- stomped on load Fixed issue
- cache tracking errors
robfinch 2075d 04h /thor/
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2079d 01h /thor/
57 - three way code added
- fix data cache write hit update
robfinch 2079d 16h /thor/
56 - fix instruction length robfinch 2080d 03h /thor/
55 - compressed instructions
- task for enque
robfinch 2080d 16h /thor/
54 - added macro capability to assembler robfinch 2081d 14h /thor/
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2082d 22h /thor/
52 - updated to 10 queue entries robfinch 2083d 20h /thor/
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2084d 19h /thor/
50 - write buffering
- decoder
robfinch 2085d 20h /thor/
49 - added write buffer
- config header
robfinch 2086d 16h /thor/
48 - added version five of the core robfinch 2089d 16h /thor/
47 - soc file robfinch 2303d 02h /thor/
46 - test bench code system-on-chip robfinch 2303d 02h /thor/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.