OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v5/] [rtl/] [common/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 - three way code added
- fix data cache write hit update
robfinch 2069d 02h /thor/trunk/FT64v5/rtl/common/
56 - fix instruction length robfinch 2069d 12h /thor/trunk/FT64v5/rtl/common/
55 - compressed instructions
- task for enque
robfinch 2070d 01h /thor/trunk/FT64v5/rtl/common/
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2072d 07h /thor/trunk/FT64v5/rtl/common/
52 - updated to 10 queue entries robfinch 2073d 06h /thor/trunk/FT64v5/rtl/common/
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2074d 04h /thor/trunk/FT64v5/rtl/common/
50 - write buffering
- decoder
robfinch 2075d 05h /thor/trunk/FT64v5/rtl/common/
49 - added write buffer
- config header
robfinch 2076d 02h /thor/trunk/FT64v5/rtl/common/
48 - added version five of the core robfinch 2079d 02h /thor/trunk/FT64v5/rtl/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.