OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [docs/] - Rev 26

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 Wait for memory state now works as expected, and opcode `mov [reg], immd` works now earlz 4525d 07h /tinycpu/trunk/docs/
21 The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it. earlz 4526d 16h /tinycpu/trunk/docs/
19 Got beginning of core/decoder for the CPU earlz 4527d 18h /tinycpu/trunk/docs/
17 Added fetch component for fetching from memory to instruction register
Added additional testing for carryover to make sure it's correct
earlz 4531d 17h /tinycpu/trunk/docs/
16 Renamed incdec to carryover (see design for why).
carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.
earlz 4534d 19h /tinycpu/trunk/docs/
14 Added ALU with all the operations we'll need. Synthesizes as well trivially earlz 4537d 01h /tinycpu/trunk/docs/
5 Modified registerfile to be dual-port for both read and write earlz 4542d 18h /tinycpu/trunk/docs/
4 Added internal memory interface
Updated design
earlz 4543d 02h /tinycpu/trunk/docs/
3 Updated registerfile to have 2 read ports
Added super rough design document mainly just for brainstorming
earlz 4543d 18h /tinycpu/trunk/docs/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.