OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [branches/] [restruc1/] [tests/] - Rev 40

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
40 Added random-read port and block memory instruction test ghutchis 7187d 19h /tv80/branches/restruc1/tests/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7187d 20h /tv80/branches/restruc1/tests/
34 Created test for block I/O instructions ghutchis 7190d 00h /tv80/branches/restruc1/tests/
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7205d 23h /tv80/branches/restruc1/tests/
27 Modified tvs80 test to run from a ROM image, and work with the
standard environment.
ghutchis 7208d 23h /tv80/branches/restruc1/tests/
2 Initial commit ghutchis 7361d 03h /tv80/branches/restruc1/tests/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.