OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] - Rev 100

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 5564d 04h /tv80/tags/rel_1_0/
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6900d 20h /tags/rel_1_0/
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.
ghutchis 6900d 20h /trunk/
74 Changed default for T2Write to be 1, to match expected behavior for
most users.
ghutchis 6900d 22h /trunk/
73 Added RC4 encrypt/decrypt test ghutchis 6912d 16h /trunk/
72 Added copyright header ghutchis 6912d 16h /trunk/
71 Ported UART from T80 ghutchis 6973d 20h /trunk/
70 Added test for T16450 UART ghutchis 7024d 15h /trunk/
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7024d 15h /trunk/
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.
ghutchis 7032d 16h /trunk/
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.
ghutchis 7032d 16h /trunk/
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7032d 16h /trunk/
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7032d 16h /trunk/
64 Created rgen script and expanded available register types ghutchis 7033d 14h /trunk/
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.
ghutchis 7067d 19h /trunk/
62 Reset timeout counter whenever a message is printed ghutchis 7067d 19h /trunk/
61 Added timeout disable for large buf sizes ghutchis 7067d 19h /trunk/
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7067d 19h /trunk/
59 Added lib for generating MPU interfaces ghutchis 7067d 19h /trunk/
58 Made TX path async
Made TX clock input instead of output
ghutchis 7107d 07h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.