OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7123d 13h /tv80/tags/rel_1_0/
59 Added lib for generating MPU interfaces ghutchis 7123d 13h /tv80/tags/rel_1_0/
58 Made TX path async
Made TX clock input instead of output
ghutchis 7163d 00h /tv80/tags/rel_1_0/
57 Optimized read-back of data using INIR instruction ghutchis 7163d 07h /tv80/tags/rel_1_0/
56 Updated env for simple_gmii with async clk ghutchis 7163d 07h /tv80/tags/rel_1_0/
55 Added documentation of core area and the simple GMII interface block. ghutchis 7163d 09h /tv80/tags/rel_1_0/
54 Test program for network interface ghutchis 7165d 06h /tv80/tags/rel_1_0/
53 Added environment hooks for using and testing the GMII interface ghutchis 7165d 06h /tv80/tags/rel_1_0/
52 Added simple GMII-like interface for testing ghutchis 7165d 06h /tv80/tags/rel_1_0/
45 Added negedge version of top ghutchis 7180d 10h /tv80/tags/rel_1_0/
44 Updated run script for better dump control ghutchis 7180d 13h /tv80/tags/rel_1_0/
43 Fixed assembly routines for blk mem copy test ghutchis 7203d 01h /tv80/tags/rel_1_0/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define
ghutchis 7203d 01h /tv80/tags/rel_1_0/
41 Added random-read value port ghutchis 7205d 05h /tv80/tags/rel_1_0/
40 Added random-read port and block memory instruction test ghutchis 7205d 05h /tv80/tags/rel_1_0/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7205d 07h /tv80/tags/rel_1_0/
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7206d 23h /tv80/tags/rel_1_0/
37 Added new I/O registers for testing block I/O ghutchis 7206d 23h /tv80/tags/rel_1_0/
36 Removed default instruction decode ghutchis 7206d 23h /tv80/tags/rel_1_0/
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.
ghutchis 7207d 10h /tv80/tags/rel_1_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.