OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] [env/] - Rev 69

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7080d 15h /tv80/tags/rel_1_0/env/
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7088d 16h /tv80/tags/rel_1_0/env/
56 Updated env for simple_gmii with async clk ghutchis 7163d 14h /tv80/tags/rel_1_0/env/
53 Added environment hooks for using and testing the GMII interface ghutchis 7165d 13h /tv80/tags/rel_1_0/env/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define
ghutchis 7203d 08h /tv80/tags/rel_1_0/env/
41 Added random-read value port ghutchis 7205d 12h /tv80/tags/rel_1_0/env/
37 Added new I/O registers for testing block I/O ghutchis 7207d 06h /tv80/tags/rel_1_0/env/
36 Removed default instruction decode ghutchis 7207d 06h /tv80/tags/rel_1_0/env/
31 1) Added environment support for Z80 op decode in log file.
2) Fixed env support for interrupt generation and clearing
ghutchis 7223d 16h /tv80/tags/rel_1_0/env/
28 Added code to initialize RAM to all 00 at environment start-up time. ghutchis 7226d 16h /tv80/tags/rel_1_0/env/
2 Initial commit ghutchis 7378d 21h /tv80/tags/rel_1_0/env/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.