URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] [env/] - Rev 84

Rev	Log message	Author	Age	Path
84	New directory structure.	root	5568d 05h	/tv80/tags/rel_1_0/env/
76	This commit was manufactured by cvs2svn to create tag 'rel_1_0'.		6904d 22h	/tv80/tags/rel_1_0/env/
75	Modified environment I/O so multicycle wr_n signals are only seen as a single write.	ghutchis	6904d 22h	/tv80/tags/rel_1_0/env/
69	Added UART instance in testbench, and added UART to compile list.	ghutchis	7028d 16h	/tv80/tags/rel_1_0/env/
66	Modified top level testbench to reflect changes in simple_gmii block	ghutchis	7036d 17h	/tv80/tags/rel_1_0/env/
56	Updated env for simple_gmii with async clk	ghutchis	7111d 15h	/tv80/tags/rel_1_0/env/
53	Added environment hooks for using and testing the GMII interface	ghutchis	7113d 14h	/tv80/tags/rel_1_0/env/
42	Added decode of OUT (##),A instruction Removed dump-by-default and added DUMP_START define	ghutchis	7151d 09h	/tv80/tags/rel_1_0/env/
41	Added random-read value port	ghutchis	7153d 13h	/tv80/tags/rel_1_0/env/
37	Added new I/O registers for testing block I/O	ghutchis	7155d 07h	/tv80/tags/rel_1_0/env/
36	Removed default instruction decode	ghutchis	7155d 07h	/tv80/tags/rel_1_0/env/
31	1) Added environment support for Z80 op decode in log file. 2) Fixed env support for interrupt generation and clearing	ghutchis	7171d 18h	/tv80/tags/rel_1_0/env/
28	Added code to initialize RAM to all 00 at environment start-up time.	ghutchis	7174d 17h	/tv80/tags/rel_1_0/env/
2	Initial commit	ghutchis	7326d 22h	/tv80/tags/rel_1_0/env/