OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] [rtl/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 5579d 02h /tv80/tags/rel_1_0/rtl/
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6915d 18h /tv80/tags/rel_1_0/rtl/
74 Changed default for T2Write to be 1, to match expected behavior for
most users.		 ghutchis 6915d 19h /tv80/tags/rel_1_0/rtl/
71 Ported UART from T80 ghutchis 6988d 18h /tv80/tags/rel_1_0/rtl/
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic		 ghutchis 7047d 13h /tv80/tags/rel_1_0/rtl/
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.		 ghutchis 7082d 17h /tv80/tags/rel_1_0/rtl/
58 Made TX path async
Made TX clock input instead of output		 ghutchis 7122d 04h /tv80/tags/rel_1_0/rtl/
52 Added simple GMII-like interface for testing ghutchis 7124d 10h /tv80/tags/rel_1_0/rtl/
45 Added negedge version of top ghutchis 7139d 14h /tv80/tags/rel_1_0/rtl/
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7167d 11h /tv80/tags/rel_1_0/rtl/
24 tv80s.v ghutchis 7196d 03h /tv80/tags/rel_1_0/rtl/
23 Completed conversion to one-hot encoding ghutchis 7208d 18h /tv80/tags/rel_1_0/rtl/
22 Changed starting state for one-hot tstate ghutchis 7208d 18h /tv80/tags/rel_1_0/rtl/
21 Replaced encoded states with one-hot ghutchis 7209d 18h /tv80/tags/rel_1_0/rtl/
4 Removed obsolete top level ghutchis 7337d 15h /tv80/tags/rel_1_0/rtl/
2 Initial commit ghutchis 7337d 18h /tv80/tags/rel_1_0/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.