OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [tags/] [rel_1_0/] [tests/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 New directory structure. root 5579d 02h /tv80/tags/rel_1_0/tests/
76 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6915d 18h /tv80/tags/rel_1_0/tests/
73 Added RC4 encrypt/decrypt test ghutchis 6927d 14h /tv80/tags/rel_1_0/tests/
72 Added copyright header ghutchis 6927d 14h /tv80/tags/rel_1_0/tests/
70 Added test for T16450 UART ghutchis 7039d 13h /tv80/tags/rel_1_0/tests/
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7047d 13h /tv80/tags/rel_1_0/tests/
62 Reset timeout counter whenever a message is printed ghutchis 7082d 17h /tv80/tags/rel_1_0/tests/
61 Added timeout disable for large buf sizes ghutchis 7082d 17h /tv80/tags/rel_1_0/tests/
57 Optimized read-back of data using INIR instruction ghutchis 7122d 11h /tv80/tags/rel_1_0/tests/
54 Test program for network interface ghutchis 7124d 10h /tv80/tags/rel_1_0/tests/
43 Fixed assembly routines for blk mem copy test ghutchis 7162d 05h /tv80/tags/rel_1_0/tests/
40 Added random-read port and block memory instruction test ghutchis 7164d 09h /tv80/tags/rel_1_0/tests/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7164d 11h /tv80/tags/rel_1_0/tests/
34 Created test for block I/O instructions ghutchis 7166d 15h /tv80/tags/rel_1_0/tests/
32 Added "bintr" basic interrupt test, which tests Z80 interrupt mode 1. ghutchis 7182d 14h /tv80/tags/rel_1_0/tests/
27 Modified tvs80 test to run from a ROM image, and work with the
standard environment.		 ghutchis 7185d 14h /tv80/tags/rel_1_0/tests/
2 Initial commit ghutchis 7337d 18h /tv80/tags/rel_1_0/tests/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.