OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] - Rev 58

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
58 Made TX path async
Made TX clock input instead of output		 ghutchis 7209d 01h /tv80/trunk/
57 Optimized read-back of data using INIR instruction ghutchis 7209d 08h /tv80/trunk/
56 Updated env for simple_gmii with async clk ghutchis 7209d 08h /tv80/trunk/
55 Added documentation of core area and the simple GMII interface block. ghutchis 7209d 10h /tv80/trunk/
54 Test program for network interface ghutchis 7211d 07h /tv80/trunk/
53 Added environment hooks for using and testing the GMII interface ghutchis 7211d 07h /tv80/trunk/
52 Added simple GMII-like interface for testing ghutchis 7211d 07h /tv80/trunk/
45 Added negedge version of top ghutchis 7226d 10h /tv80/trunk/
44 Updated run script for better dump control ghutchis 7226d 13h /tv80/trunk/
43 Fixed assembly routines for blk mem copy test ghutchis 7249d 02h /tv80/trunk/
42 Added decode of OUT (##),A instruction
Removed dump-by-default and added DUMP_START define		 ghutchis 7249d 02h /tv80/trunk/
41 Added random-read value port ghutchis 7251d 06h /tv80/trunk/
40 Added random-read port and block memory instruction test ghutchis 7251d 06h /tv80/trunk/
39 Added checksum port definitions, and test for block-OUT instructions ghutchis 7251d 07h /tv80/trunk/
38 Added command-line options for help (-h) and run with instruction decode (-d) ghutchis 7253d 00h /tv80/trunk/
37 Added new I/O registers for testing block I/O ghutchis 7253d 00h /tv80/trunk/
36 Removed default instruction decode ghutchis 7253d 00h /tv80/trunk/
35 Updated IO registers to add checksum and increment-on-read registers
used for testing block I/O instructions.		 ghutchis 7253d 11h /tv80/trunk/
34 Created test for block I/O instructions ghutchis 7253d 11h /tv80/trunk/
33 Added missing IncDec controls to OUTI/OUTD instructions ghutchis 7254d 08h /tv80/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.