OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] - Rev 97

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
97 Added data in mux, added 16450 UART to environment ghutchis 5326d 09h /tv80/trunk/
96 Added Z80 op decode to environment, enabled by -k switch ghutchis 5326d 15h /tv80/trunk/
95 Updated regression script to use SystemC simulation ghutchis 5328d 10h /tv80/trunk/
94 Ported over env_io.v from Verilog environment to tv_responder.
Basic tests from Verilog environment (hello, fib) now passing in
SystemC environment.		 ghutchis 5330d 11h /tv80/trunk/
93 Added common header file for all systemc environment ghutchis 5331d 09h /tv80/trunk/
92 Added responder to top level, beginning of support for ihex load ghutchis 5335d 10h /tv80/trunk/
91 Preliminary support for SystemC/Verilator environment ghutchis 5335d 13h /tv80/trunk/
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.		 ghutchis 5335d 13h /tv80/trunk/
89 RTL and environment fixes for nmi bug ghutchis 5355d 16h /tv80/trunk/
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5357d 06h /tv80/trunk/
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5372d 14h /tv80/trunk/
84 New directory structure. root 5596d 02h /tv80/trunk/
83 Some fixes from Guy-- replace case with casex. hharte 5669d 08h /trunk/
82 Clean up spacing hharte 5679d 04h /trunk/
81 Initial version of TV80 Wishbone Wrapper hharte 5679d 04h /trunk/
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.		 ghutchis 6778d 17h /trunk/
79 Added JR self-checking test ghutchis 6778d 17h /trunk/
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6821d 18h /trunk/
77 Added back files lost after server crash ghutchis 6853d 12h /trunk/
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.		 ghutchis 6932d 18h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.