OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [simple_gmii/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5303d 16h /tv80/trunk/rtl/simple_gmii/
84 New directory structure. root 5564d 05h /tv80/trunk/rtl/simple_gmii/
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic
ghutchis 7032d 17h /tv80/trunk/rtl/simple_gmii/
58 Made TX path async
Made TX clock input instead of output
ghutchis 7107d 08h /tv80/trunk/rtl/simple_gmii/
52 Added simple GMII-like interface for testing ghutchis 7109d 14h /tv80/trunk/rtl/simple_gmii/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.