OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [tests/] - Rev 114

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 Updated ALU opcode test ghutchis 4871d 07h /tv80/trunk/tests/
113 Added ALU opcode test ghutchis 4913d 03h /tv80/trunk/tests/
112 Added opcode test for load instructions ghutchis 4913d 06h /tv80/trunk/tests/
111 Fixed inverted wait_n in tv80 core, updated sc_env environment ghutchis 4922d 00h /tv80/trunk/tests/
99 Fixed setting of flags for LD A, I and LD A, R instructions

Added new testcase ivec_flags to cover new opcodes		 ghutchis 5096d 01h /tv80/trunk/tests/
95 Updated regression script to use SystemC simulation ghutchis 5446d 22h /tv80/trunk/tests/
89 RTL and environment fixes for nmi bug ghutchis 5474d 04h /tv80/trunk/tests/
84 New directory structure. root 5714d 14h /tv80/trunk/tests/
79 Added JR self-checking test ghutchis 6897d 05h /trunk/tests/
77 Added back files lost after server crash ghutchis 6972d 01h /trunk/tests/
73 Added RC4 encrypt/decrypt test ghutchis 7063d 03h /trunk/tests/
72 Added copyright header ghutchis 7063d 03h /trunk/tests/
70 Added test for T16450 UART ghutchis 7175d 01h /trunk/tests/
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7183d 02h /trunk/tests/
62 Reset timeout counter whenever a message is printed ghutchis 7218d 05h /trunk/tests/
61 Added timeout disable for large buf sizes ghutchis 7218d 06h /trunk/tests/
57 Optimized read-back of data using INIR instruction ghutchis 7258d 00h /trunk/tests/
54 Test program for network interface ghutchis 7259d 23h /trunk/tests/
43 Fixed assembly routines for blk mem copy test ghutchis 7297d 18h /trunk/tests/
40 Added random-read port and block memory instruction test ghutchis 7299d 22h /trunk/tests/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.