OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [asyst_2/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5597d 19h /uart16550/tags/asyst_2/
76 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 8173d 12h /tags/asyst_2/
75 Endian define added. Big Byte Endian is selected by default. mohor 8173d 12h /trunk/
74 tf_overrun signal was disabled since it was not used gorban 8178d 13h /trunk/
73 major bug in 32-bit mode that prevented register access fixed. gorban 8185d 13h /trunk/
72 UART PHY added. Files are fully operational, working on HW. mohor 8198d 20h /trunk/
71 Removed confusing comment gorban 8210d 09h /trunk/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8215d 17h /trunk/
69 More than one character was stored in case of break. End of the break
was not detected correctly.
mohor 8224d 08h /trunk/
68 lsr[7] was not showing overrun errors. mohor 8227d 15h /trunk/
67 Missing declaration of rf_push_q fixed. mohor 8234d 15h /trunk/
66 rx push changed to be only one cycle wide. mohor 8234d 15h /trunk/
65 Warnings fixed (unused signals removed). mohor 8235d 20h /trunk/
64 Warnings cleared. mohor 8235d 21h /trunk/
63 Synplicity was having troubles with the comment. mohor 8235d 21h /trunk/
62 Bug that was entered in the last update fixed (rx state machine). mohor 8236d 20h /trunk/
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.
mohor 8237d 14h /trunk/
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.
mohor 8237d 19h /trunk/
59 MSR register fixed. mohor 8240d 16h /trunk/
58 After reset modem status register MSR should be reset. mohor 8240d 19h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.