OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_2/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5621d 01h /uart16550/tags/rel_2/
97 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7430d 07h /tags/rel_2/
96 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This sauses testcases not to finish. tadejm 7430d 07h /trunk/
95 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This causes testcases not to finish. tadejm 7430d 07h /trunk/
94 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish. tadejm 7430d 07h /trunk/
93 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish. tadejm 7430d 07h /trunk/
92 This is revision 1.4, revision 1.5 was put there by mistake. simons 7544d 00h /trunk/
91 Removed files due to new complete testbench. tadejm 7544d 15h /trunk/
90 Add Flextronics header avisha 7546d 22h /trunk/
89 adjusted comment + define dries 7627d 03h /trunk/
88 added clearing the receiver fifo statuses on resets gorban 7689d 16h /trunk/
87 This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended. gorban 7719d 18h /trunk/
86 restored include for uart_defines.v in uart_test.v gorban 7989d 22h /trunk/
85 Updated documentation to include latest changes. gorban 8023d 14h /trunk/
84 The uart_defines.v file is included again in sources. gorban 8036d 13h /trunk/
83 Reverted to include uart_defines.v file in other files again. gorban 8036d 13h /trunk/
82 Updated to work with latest core. gorban 8043d 11h /trunk/
81 Added lastest additions. gorban 8043d 12h /trunk/
80 Remove uart_fifo.v because it is replaced by other 2 files. gorban 8043d 12h /trunk/
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.		 gorban 8043d 12h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.