URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_4/] [rtl/] - Rev 99

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
99	Added synchronizer flops for RX input.	tadejm	7361d 07h	/uart16550/tags/rel_4/rtl/
98	Added to synchronize RX input to Wishbone clock.	tadejm	7361d 07h	/uart16550/tags/rel_4/rtl/
89	adjusted comment + define	dries	7613d 11h	/uart16550/tags/rel_4/rtl/
88	added clearing the receiver fifo statuses on resets	gorban	7676d 00h	/uart16550/tags/rel_4/rtl/
87	This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended.	gorban	7706d 02h	/uart16550/tags/rel_4/rtl/
84	The uart_defines.v file is included again in sources.	gorban	8022d 21h	/uart16550/tags/rel_4/rtl/
80	Remove uart_fifo.v because it is replaced by other 2 files.	gorban	8029d 20h	/uart16550/tags/rel_4/rtl/
79	Bug Fixes: * Possible loss of sync and bad reception of stop bit on slow baud rates fixed. Problem reported by Kenny.Tung. * Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers. Improvements: * Made FIFO's as general inferrable memory where possible. So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx). This saves about 1/3 of the Slice count and reduces P&R and synthesis times. * Added optional baudrate output (baud_o). This is identical to BAUDOUT* signal on 16550 chip. It outputs 16xbit_clock_rate - the divided clock. It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.	gorban	8029d 20h	/uart16550/tags/rel_4/rtl/
75	Endian define added. Big Byte Endian is selected by default.	mohor	8183d 02h	/uart16550/tags/rel_4/rtl/
74	tf_overrun signal was disabled since it was not used	gorban	8188d 03h	/uart16550/tags/rel_4/rtl/
73	major bug in 32-bit mode that prevented register access fixed.	gorban	8195d 02h	/uart16550/tags/rel_4/rtl/
71	Removed confusing comment	gorban	8219d 23h	/uart16550/tags/rel_4/rtl/
70	tf_pop was too wide. Now it is only 1 clk cycle width.	mohor	8225d 07h	/uart16550/tags/rel_4/rtl/
69	More than one character was stored in case of break. End of the break was not detected correctly.	mohor	8233d 22h	/uart16550/tags/rel_4/rtl/
68	lsr[7] was not showing overrun errors.	mohor	8237d 05h	/uart16550/tags/rel_4/rtl/
67	Missing declaration of rf_push_q fixed.	mohor	8244d 05h	/uart16550/tags/rel_4/rtl/
66	rx push changed to be only one cycle wide.	mohor	8244d 05h	/uart16550/tags/rel_4/rtl/
65	Warnings fixed (unused signals removed).	mohor	8245d 10h	/uart16550/tags/rel_4/rtl/
64	Warnings cleared.	mohor	8245d 11h	/uart16550/tags/rel_4/rtl/
63	Synplicity was having troubles with the comment.	mohor	8245d 11h	/uart16550/tags/rel_4/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_4/] [rtl/] - Rev 99

Filtering Options