OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] - Rev 57

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
57 timeout irq must be set regardless of the rda irq (rda irq does not reset the
timeout counter).		 mohor 8273d 20h /uart16550/trunk/
56 thre irq should be cleared only when being source of interrupt. mohor 8273d 20h /uart16550/trunk/
55 some synthesis bugs fixed gorban 8274d 08h /uart16550/trunk/
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8274d 21h /uart16550/trunk/
53 Scratch register define added. mohor 8275d 22h /uart16550/trunk/
52 Scratch register added gorban 8276d 11h /uart16550/trunk/
51 Igor fixed break condition bugs gorban 8276d 11h /uart16550/trunk/
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8280d 16h /uart16550/trunk/
49 committed the debug interface file gorban 8282d 09h /uart16550/trunk/
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8283d 09h /uart16550/trunk/
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8288d 11h /uart16550/trunk/
46 Fixed bug that prevented synthesis in uart_receiver.v gorban 8289d 08h /uart16550/trunk/
45 Lots of fixes:
Break condition wasn't handled correctly at all.
LSR bits could lose their values.
LSR value after reset was wrong.
Timing of THRE interrupt signal corrected.
LSR bit 0 timing corrected.		 gorban 8290d 09h /uart16550/trunk/
44 fixed more typo bugs gorban 8304d 09h /uart16550/trunk/
43 lsr1r error fixed. mohor 8304d 16h /uart16550/trunk/
42 ti_int_pnd error fixed. mohor 8304d 16h /uart16550/trunk/
41 ti_int_d error fixed. mohor 8304d 16h /uart16550/trunk/
40 Synthesis bugs fixed. Some other minor changes gorban 8306d 18h /uart16550/trunk/
39 Comments in Slovene language deleted, few small fixes for better work of
old tools. IRQs need to be fix.		 mohor 8308d 16h /uart16550/trunk/
38 small update to test interrupts gorban 8309d 13h /uart16550/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.