OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 UART PHY added. Files are fully operational, working on HW. mohor 8172d 10h /uart16550/trunk/
71 Removed confusing comment gorban 8183d 23h /uart16550/trunk/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8189d 07h /uart16550/trunk/
69 More than one character was stored in case of break. End of the break
was not detected correctly.		 mohor 8197d 22h /uart16550/trunk/
68 lsr[7] was not showing overrun errors. mohor 8201d 05h /uart16550/trunk/
67 Missing declaration of rf_push_q fixed. mohor 8208d 05h /uart16550/trunk/
66 rx push changed to be only one cycle wide. mohor 8208d 05h /uart16550/trunk/
65 Warnings fixed (unused signals removed). mohor 8209d 10h /uart16550/trunk/
64 Warnings cleared. mohor 8209d 11h /uart16550/trunk/
63 Synplicity was having troubles with the comment. mohor 8209d 11h /uart16550/trunk/
62 Bug that was entered in the last update fixed (rx state machine). mohor 8210d 10h /uart16550/trunk/
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.		 mohor 8211d 04h /uart16550/trunk/
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8211d 09h /uart16550/trunk/
59 MSR register fixed. mohor 8214d 05h /uart16550/trunk/
58 After reset modem status register MSR should be reset. mohor 8214d 09h /uart16550/trunk/
57 timeout irq must be set regardless of the rda irq (rda irq does not reset the
timeout counter).		 mohor 8215d 08h /uart16550/trunk/
56 thre irq should be cleared only when being source of interrupt. mohor 8215d 09h /uart16550/trunk/
55 some synthesis bugs fixed gorban 8215d 21h /uart16550/trunk/
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8216d 10h /uart16550/trunk/
53 Scratch register define added. mohor 8217d 10h /uart16550/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.