OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] [rtl/] [verilog/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Changes data_out to be synchronous again as it should have been. gorban 8400d 14h /uart16550/trunk/rtl/verilog/
31 small fix gorban 8401d 10h /uart16550/trunk/rtl/verilog/
30 Modified port names again gorban 8455d 15h /uart16550/trunk/rtl/verilog/
29 Things connected to parity changed.
Clock devider changed.
mohor 8456d 10h /uart16550/trunk/rtl/verilog/
28 FIFO was not cleared after the data was read bug fixed. mohor 8456d 22h /uart16550/trunk/rtl/verilog/
27 Stop bit bug fixed.
Parity bug fixed.
WISHBONE read cycle bug fixed,
OE indicator (Overrun Error) bug fixed.
PE indicator (Parity Error) bug fixed.
Register read bug fixed.
mohor 8457d 15h /uart16550/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.