OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] [sim/] [rtl_sim/] [bin/] - Rev 25

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 UART16750: Updated testbench hasw 5076d 22h /uart16750/trunk/sim/rtl_sim/bin/
23 Fixed paths in Makefile for simulation hasw 5441d 01h /uart16750/trunk/sim/rtl_sim/bin/
17 New directory structure. root 5587d 09h /uart16750/trunk/sim/rtl_sim/bin/
14 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5618d 01h /uart16750/trunk/sim/rtl_sim/bin/
12 UART16750: Updated stimuli script with automatic flow control tests hasw 5631d 02h /uart16750/trunk/sim/rtl_sim/bin/
2 Imported sources hasw 5642d 04h /uart16750/trunk/sim/rtl_sim/bin/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.