OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] [uart6551/] - Rev 10

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 - zero output bus when not selected to allow wire-or'ing robfinch 552d 12h /uart6551/
9 - 100 MHz baud table
- transmitter timing
robfinch 557d 01h /uart6551/
8 - remove positional parameters robfinch 557d 18h /uart6551/
7 - added synchronous bus interface for top level robfinch 669d 03h /uart6551/
6 - updated to use vendor fifo's robfinch 858d 23h /uart6551/
5 - added 12-bit version robfinch 869d 02h /uart6551/
4 - fix count robfinch 995d 03h /uart6551/
3 - improve operation with fifo's disabled robfinch 1778d 23h /uart6551/
2 robfinch 1785d 17h /uart6551/
1 The project and the structure was created root 1785d 20h /uart6551/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.